

**Exam Analog Integrated Circuit Design (ET 4252)**  
**January 23, 2008**  
**14:00-17:00h**

This exam consists of three main questions. Please start on a new sheet of paper for each main question.

You are allowed to use a calculator and one piece of A4-sized paper with handwritten, non-copied personal notes.

Prefixes:

Giga (G)	=	$10^9$
Mega (M)	=	$10^6$
kilo (k)	=	$10^3$
milli (m)	=	$10^{-3}$
micro ( $\mu$ )	=	$10^{-6}$
nano (n)	=	$10^{-9}$
pico (p)	=	$10^{-12}$
femto (f)	=	$10^{-15}$
atto (a)	=	$10^{-18}$

$$k = 1.38 \cdot 10^{-23} \text{ J/K (Boltzmann's constant)}$$

$$q = 1.60 \cdot 10^{-19} \text{ C (elementary charge)}$$

$$V_T = \frac{kT}{q} = 25.9 \text{ mV at } T = 300 \text{ K}$$

Do not forget to put your name and study number on all material you hand in. And please turn off your mobile phone.

Good luck!

Dr.ir. Wouter A. Serdijn

## Question 1: Design of a Voltage-Controlled Oscillator (VCO) for an Impulse-Radio Ultra-Wideband (UWB) Quadrature Downconverter

A negative resistance LC voltage-controlled oscillator is shown in Fig. 1.




Figure 1: (simple) LC voltage-controlled oscillator.

The oscillator consists of a resonating LC tank, a cross-coupled transconductance amplifier ( $Q_1$  and  $Q_2$ ), and a bias current source ( $Q_{CS}$ ).  $L$  stands for the tank inductance,  $Q_L$  for its quality factor,  $C$  for the varactor capacitance,  $Q_C$  for its quality factor, and  $I_{TAIL}$  for the bias tail current.

Determine the circuit parameter values of this oscillator in order to meet the requirements of the impulse-radio UWB quadrature downconverter.

The oscillator requirements for the impulse-radio UWB quadrature downconverter are:

- oscillation central frequency of 7.2 GHz
- phase noise better than  $-100$  dBc/Hz at 1MHz offset from the oscillation central frequency
- peak amplitude of a differential oscillation voltage signal across the LC-tank around 400 mV
- power consumption drawn from a supply voltage of  $V_{CC} = 1.2\text{V}$  as low as possible


For a silicon technology chosen, inductors with quality factors of 20 and varactors with quality factors of 30 are available. The noise factor of the oscillator active part equals  $A=5$ .

Provide the following:


- a) (5%) Derived expression for the LC-tank impedance ( $Z$ ) at an offset angular frequency ( $\Delta\omega$ ) from the oscillation angular frequency without considering inductor and capacitor losses.
- b) (15%) Derived expression for the LC-tank conductance ( $G_{TK}$ ) at the oscillation frequency ( $f_0$ ).
- c) (5%) Expression for the oscillation frequency and oscillation condition.
- d) (10%) Derived expression for the phase noise of the oscillator. Model the noise contribution of the LC-tank to the phase noise by its loss resistance ( $R_{TK}$ ), and the active part noise contribution by a factor  $AG_{TK}$ ,  $A$  being its noise factor.
- e) (35%) Possible values of inductance  $L$ , varactor capacitance  $C$ , and tail current  $I_{TAIL}$  for the oscillator requirements at the central oscillation frequency, using the results obtained in a)-d).
- f) (15%) Values of minimum ( $C_{MIN}$ ) and maximum ( $C_{MAX}$ ) varactor capacitances to overcome the effects of 10% absolute tolerance on the inductors, varactors and transistors used.
- g) (15%) Ways to reduce the power consumption (at the expense of phase noise, which is acceptable in this application) by *changing the LC-tank configuration* (not the active circuit).

## Question 2: Translinear and biasing circuits

- a) A bridge rectifier can be viewed as a translinear loop. Assuming identical diodes, what are the four diode current values  $I_1$ ,  $I_2$ ,  $I_3$  and  $I_4$  in the figure below?



- b) Analyze the output current  $I_{OUT}$  in terms of the input currents  $I_{IN}$  and  $I_O$  for the circuit below. All transistors are identical.



- c) What restrictions hold for the magnitudes of currents  $I_O$ ,  $I_{IN}$  and  $I_{OUT}$  in the above circuit? Write them in the form of inequalities, such as  $I_x > 0$ .

We will now concentrate on the design of a current source that delivers  $I_{IN}$ . Assume its output current to be constant and equal to 3mA. Also assume  $I_O$  to be equal to 2mA.


- d) What is the load impedance of the current source, i.e., what is the value of the (low-frequency) impedance seen by the current source that delivers  $I_{IN}$ ?
- e) Design a single-transistor (i.e., having one transistor only and possibly a few passive components, such as resistors, capacitors, etc.) current source to implement  $I_{IN}$ . Make sure the current source is compliant with the voltage at node 22. Assume  $I_{IN}$  to be positive and that the supply voltage  $V_{pos}$  equals 2V.
- f) What is the value of its (low-frequency) output impedance?

- g) Give two possible ways to improve the power-supply rejection of your current source implementation.
- h) Now redesign the above translinear circuit, having the same input-output relation, employing PNP and NPN (thus not only NPN or only PNP) transistors, for operation from a 1-V supply. The parameters  $I_{S,PNP}$  and  $I_{S,NPN}$  are different and subject to absolute tolerances. The transistor's current-gain factor  $BF$  is large, but finite (i.e., not infinite).
- i. First choose a correct translinear loop topology.
  - ii. Subsequently assign the correct collector currents (i.e., choose which current flows through which transistor).
  - iii. Finally, take care of appropriate biasing. Assume ideal biasing and input sources.

### Question 3: Dynamic translinear and biasing circuits

Consider the 1-V dynamic translinear circuit (DTL) for hearing instruments below, designed by Serdijn, Broest, Mulder, van der Woerd and van Roermund.

- a) Analyze its input-output relation in terms of  $I_o$ ,  $I_{bias}$ ,  $C$ ,  $I_{in}$  and  $I_{out}$ . All NPN transistors are identical and all PNP transistors are identical.



- b) What do you think is the purpose of  $Q_6$  in the circuit?
- c) How would you choose the value of  $I_{bias}$  with respect to  $I_o$  and  $I_{out}$ ? Write this in the form of inequalities.
- d) Now redesign the above circuit in such a way that its input-output relation becomes that of a lossy integrator:

$$I_{in} = \frac{CU_T}{I_o} \frac{dI_{out}}{dt} + I_{out}$$

NB. The (quiescent) current through *all the transistors* should be always positive ( $> 0$ ).

- e) If we wish to make the above integrator temperature independent what type of current source  $I_o$  do we need?
- A resistor
  - A peaking current source
  - A proportional-to-absolute-temperature current source
  - A bandgap current reference

Give also a motivation for this.

- f) **Bonus question.** If the output resistance (due to the Early effect) of the transistors in the dynamic translinear circuit above is low, give ways (the more the better) to reduce the dependence of its input-output relation on the supply voltage.