

# *LC VCO Design Procedure*

# UMTS VCO

VCO design parameters	<i>Design requirement</i>
Oscillating frequency	2.1GHz
Tuning range	400MHz
Voltage swing	0.7V
Phase noise	-110dBc@1MHz
Supply voltage	3V
Power consumption	10mW



Technology parameters	Values
Technology	BiCMOS
Number of metals	4
Transit frequency	50GHz
MIM capacitors	available
Varactors	available

WCDMA Specs	Value
Receiving Band (GHz)	2.11-2.17
Channel Spacing (MHz)	5 (3.84)
Multiplex / Modulation	FDD / QPSK
MDSeff (dBm)	-99
SNR (dB) / BER	7 / 1E-3
Processing Gain (dB)	25
Tx-Rx Isolation (dB)	50
Blocker @ 8MHz (dB)	-46

$$\mathcal{L}(8\text{MHz}) = -99 - (-46) - 10 \log(3.84 \times 10^6) - 7 = -129 \text{ dBc/Hz}$$

# Series vs. Parallel Resonator

- frequency  $f_0=2.1\text{GHz}$
- desired signal power  $P=10\text{mW}$




- $L=3\text{nH}$ ,  $C=1.9\text{pF}$ ,  $R_s=2\Omega$
- fundamental current and voltage  $i=100\text{mA}$ ,  $v=0.2\text{V}$

- $L=3\text{nH}$ ,  $C=1.9\text{pF}$ ,  $R_{TK}=800\Omega$
- fundamental current and voltage  $i=5\text{mA}$ ,  $v=4\text{V}$

• very large current

• moderate current and voltage  
• realistic choice

# Negative Resistance Oscillator



# LC Tank Design

- oscillation frequency

$$f_0 = \frac{1}{2\pi\sqrt{LC}} \quad C = C_V / 2$$

- determine  $L$  and  $C$

- tuning range

$$\frac{f_{MAX}}{f_{MIN}} = \sqrt{\frac{\frac{C_{V,MAX}}{C_{V,MIN}} + 2\frac{C_{PAR}}{C_{V,MIN}}}{1 + 2\frac{C_{PAR}}{C_{V,MIN}}}}$$

- parasitics impose larger capacitive tuning range

$$\frac{C_{V,MAX}}{C_{V,MIN}} = \left(\frac{f_{MAX}}{f_{MIN}}\right)^2 + 2 \left[ \left(\frac{f_{MAX}}{f_{MIN}}\right)^2 - 1 \right] \frac{C_{PAR}}{C_{V,MIN}}$$

- determine  $C_{MAX}$  and  $C_{MIN}$

# How to Choose $L$ ?

- tank conductance

$$G_{TK} = \frac{1}{\omega_0 L} \left( \frac{1}{Q_L} + \frac{1}{Q_C} \right)$$

- choice of  $L$

- larger  $L \Rightarrow$  larger  $Q_L$

- larger  $L \Rightarrow$  lower  $G_{TK}$

- larger  $L \Rightarrow$  lower power consumption

- larger  $L \Rightarrow$  larger  $R_L$
  - larger  $L \Rightarrow$  poorer  $\mathcal{L}$

- larger  $L \Rightarrow$  lower  $f_{RES}, f_{Q-PEAK}$
    - larger  $L \Rightarrow$  lower tuning range

- choose for the largest  $L$  having peak  $Q$  close to the operating frequency

# How to Choose C?

- tank conductance

$$G_{TK} = \frac{R_L}{(\omega_0 L)^2} + 2R_C(\omega_0 C)^2$$

- phase noise

$$\mathcal{L}(\Delta\omega) \cong KT \frac{R_L + 2R_C}{V_S^2} \cdot F \left( \frac{\omega_0}{\Delta\omega} \right)^2$$

- choice of C

- larger C => lower Q
- larger C => larger  $G_{TK}$
- larger C => larger power consumption

- larger C => lower  $R_C$
- larger C => slightly better  $\mathcal{L}$

- larger C => larger tuning range

- choose for C providing not more than the required frequency tuning range

# Active Part Design

- chosen LC tank parameters determine losses to be compensated

$$G_{TK} = \frac{R_L}{(\omega_0 L)^2} + 2R_C(\omega_0 C)^2$$

- cross-coupled pair conductance

$$g_M = g_m / 2$$

- oscillation condition  $g_M > G_{TK}$  determines the very minimum compensating active-devices current

$$I_C = g_m V_T > 2G_{TK}V_T = 2 \left( \frac{R_L}{(\omega_0 L)^2} + 2R_C(\omega_0 C)^2 \right) V_T$$


- choose for the transistors having enough  $f_T$  ( $\sim 10f_0$ ) for the determined collector current

# **What About Phase Noise?**

- there is nothing better than the best LC-tank
- the best LC tank chosen determines power consumption and accordingly active devices operating current
  - shot noise is directly determined by operating current, i.e., LC tank
  - the larger the transistor the lower the base resistance thermal noise (but more parasitics)
- choose for as large transistors as possible having enough  $f_T$  ( $\sim 10f_0$ ) for the determined collector current

# Tail Current Source

- Tail current noise around even multiples of the oscillating frequency is transformed into the phase noise of the VCO
- Tail current noise contribution larger than all other contributions together
- Reducing the output noise power of the current source, its contribution to the phase noise is reduced as well
  - emitter degeneration reduces the tail-current source noise transfer functions
  - resistive degeneration effective at all frequencies but requires voltage headroom
  - inductive degeneration effective in narrow frequency band but requires no voltage headroom



# So Far

VCO design parameters	<i>Design requirement</i>
Oscillating frequency	2.1GHz
Tuning range	400MHz
Voltage swing	0.7V
Phase noise	-110dBc@1MHz
Supply voltage	3V
Power consumption	10mW

Technology parameters	Values
Technology	BiCMOS
Number of metals	4
Transit frequency	50GHz
MIM capacitors	available
Varactors	available

# *Simulations/ Layout/ Measurements*

# *Design Procedure*

- Calculations
  - estimation of design parameters
- Simulations
- Layout
- Measurements

# ***Simulations***

- Simulation with estimated idealized components
  - adjustment of estimated design parameters
- Simulation with components' models provided by technology
  - adjustment of estimated design parameters

# *Layout*


- Layout design
- Layout extraction
- Postlayout simulation
  - adjustment of circuit and layout parameters
- Layout verification
  - design rules check
  - layout versus schematic check

# **Measurements (Design Verification)**

- Chip packaging
- Printed Circuit Board design
- Measurement setup
- Simulation of measurement setup
  - IC-package-PCB
- Interpretation of measured results


# *VCO Design Example - Simulations*

# Idealized VCO Schematic



- $L=3\text{nH}$ ,  $Q_L=25$ ,  $C_{V0}=3.8\text{pF}$
- $C_A=150\text{fF}$ ,  $C_B=600\text{fF}$
- collector current (0.2mA, 3mA)
- transistor dimensions  $0.5\times 10\mu\text{m}^2$
- tail current (0.4mA, 6mA)
- TCS transistor dimensions  $0.5\times 20\mu\text{m}^2$
- $L_{RID}=3.4\text{nH}$

# VCO Schematic with Inductor Model




- $L=3\text{nH}$
- $n=3, w=20\mu\text{m}$
- $d_{OUT}=320\mu\text{m}, s=5\mu\text{m}$
- $L_{RID}=3.4\text{nH}$
- $n=6, w=7\mu\text{m}$
- $d_{OUT}=120\mu\text{m}, s=1\mu\text{m}$

# *VCO Design Example - Layout*

# *Layouting*

- Components placement and routing
- Chip padding
- Isolation
  - guard rings
- Protection
  - Electrostatic Discharge (ESD)
- Substrate contacts, metal distribution

# VCO Layout – Top View



# *Placement*

- Generation of component layouts
- Component Separation
  - sensitive I/O nodes (RF/LO)
  - sensitive circuits (power amplifiers/oscillator)
  - sensitive sub-systems (analog/digital)
- Component coupling
  - substrate, interconnects, bondwires

# *Routing*

- Track width/length
  - thick(wide)/long/top
  - thin(narrow)/short/bottom
- Current density
  - wide ground/supply lines
- Bottom metal component interconnect
- Top metal circuit/system interconnect


# *Padding*

- IC interface
  - inputs/outputs – information signal lines
  - bias lines – supply, ground
- Area increase
  - size 100x100um<sup>2</sup>
  - distance 100um
- ESD for sensitive nodes
- HF circuit performance degradation
  - capacitance added

# *Design Rules (Layout Verification)*

- Component size (width/length)
- Component spacing
- Track width
- Track spacing
- Metal density
- Geometry
- Grid


# *Design Rule Compliant VCO Layout*



- Design Rule Check (DRC)
- Comparison of layout and schematic (LVS)
- Generation of output file for fabrication (GDSII)

# *VCO Design Example - Measurements*


# *Chip and Measurement Equipment - Interface*




# ***Verification Procedure***

- Oscillator chip packaging
- Oscillator IC Printed Circuit Board design
- Measurement setup
- Interpretation of the results

# VCO Chip Microphotograph



# Packaged VCO IC




vCO chip


bondwire

bondpad

# Packaged VCO IC on PCB




# *Measurement Fixture*




# *Package and PCB Effects*


- Measured vs. simulated
- Include into simulations
  - bondwire inductance
  - package lead inductance
  - contact capacitances
  - SMD components on PCB
  - transmission lines on PCB




# Measurement System




# Measured Signal Spectrum



# Measured Frequency Tuning Range



# *Measured Phase Noise*



# **Measured VCO Performance**

<b>VCO design parameters</b>	<b>Measurement Results</b>
Central frequency	2.1GHz
Tuning range	600MHz
Voltage swing	0.7V
Phase noise	-110dBc@1MHz
Supply voltage	3V
Power consumption	3mW

# *Conclusions*

# **So far**

- Oscillator classification
- Oscillation condition – frequency, amplitude
- Oscillator phase noise
- UMTS oscillator design – estimation, simulation, layout, measurements

# *Job Offer*

- RF/analog circuits design experience
  - oscillators
- CAD design
  - Cadence, ADS
- Measurements and PCB design
- Salary 60.000