

# Et4054 Lab Session (1)

You start with a number (auto assigned) circuits:

.... using a dedicated MATLAB toolbox

investigate the circuits with respect to scheduling,  
retiming for minimum clock states, and resources  
i.e. a design space exploration

- Result => for each circuit a pareto points graph

# Et4054 Lab Session (2)


For the to you assigned circuit (still with the aid of the MATLAB toolbox):

- For 3 different combinations of scheduling algorithms/resources/cycles do:
  - generate and execute the MATLAB testbench,
  - generate a VHDL testbench and simulate functional *and* timing behavior with ModelSim
  - Check if simulations are successful
  - Create a pareto point graph for the used resources and cycle and check cycle time  
(info available in two files: mapped.mrp and routed.twr)

Optional : synthesize the VHDL design using Synplify\_Pro.

## Toolbox written in MATLAB

- .... for scheduling (various scheduling methods, with/without resource constraints, resource latencies, etc)
- .... for retiming for minimum clock states,
- .... for obtaining Pareto points,
- .... for creating a MATLAB testbench and user-definable input sequences,
- .... for creating a VHDL architecture description and testbench



**Figure 1.1** Block diagram of a 5<sup>th</sup> order FIR filter.


$$y[n] = \sum_{i=0}^5 c_i \cdot x[n-i]$$

**Table 1.1** coefficients for the 5<sup>th</sup> order FIR filter



$c_0$	=	-0.07556556070608
$c_1$	=	0.09129209297815
$c_2$	=	0.47697917208036
$c_3$	=	0.47697917208036
$c_4$	=	0.09129209297815
$c_5$	=	-0.07556556070608

**Table 1.1** *coefficients for the 5<sup>th</sup> order FIR filter*

$c_0 =$	-0.07556556070608
$c_1 =$	0.09129209297815
$c_2 =$	0.47697917208036
$c_3 =$	0.47697917208036
$c_4 =$	0.09129209297815
$c_5 =$	-0.07556556070608




**Figure 1.2a** *Magnitude transfer function of the 5<sup>th</sup> order FIR filter.*




**Figures 1.2 b and c.** Time response of the FIR filter with the magnitude transfer function given in Figure 2a. The lower plots show the output time samples  $y[n]$  for **b)** a unit impulse function as the input, and **c)** for a unit step function as input.



- obtain a sequencing graph that can be scheduled,
- scheduling software to show the influence of a couple of different scheduling methods,
- retiming algorithm : schedule the resulting circuit description(s)
- MATLAB to verify the implementation which is derived from the scheduled graph (the SSG) in a fixed point environment,
- translate the scheduled circuit into a VHDL description,
- simulate this VHDL description using the *ModelSim* timing simulator




(constant) multiplier:  $y[n] = k * x[n]$



**ALU functions**




one clock cycle delay



**Figure 1.3** *Explanation of the available basis elements.*








Figure 1.1 Block diagram of a 5<sup>th</sup> order FIR filter.






Figure 1.4 Example of the labeling of the operations, inputs and outputs for the FIR5 filter.




**Figure 1.6** Screenshot of *schedGUI* showing the Scheduled Sequencing Graph (SSG) for our FIR5 filter when a resource constrained List scheduling method has been applied.




**Figure 1.7** *Design space exploration for the FIR5 filter. It appears that –for this particular (, small) circuit– the schedules resulting from the ALAP and the Force Directed methods are exactly the same.*

Figure 1.7 shows the results of executing `xplore('FIR5.cir', [ 2; 1; 0.7 ])`.

*Data-flow graph obtained  
with `view DFG('FIR5.cir')`.  
A 'D' represents a Delay Element;  
5D means 5 consecutive delays.*







Retiming possible to decrease longest path to 3 state(s)  
 NOTE: Output will be delayed 1 additional 'sample'cycle(s)  
 Actions needed:


- Change 1T delay from i3 to v4 into a 2T delay.
- Change connection from v0 to s1 into a 1T delay.
- Change connection from v1 to s1 into a 1T delay.
- Change connection from v2 to s2 into a 1T delay.
- Change connection from v3 to s2 into a 1T delay.

Created file 'FIR5\_3cyc.cir' for this retimed circuit ...



**Table 1.** *N*-bits integer representations (2's complement for signed)


	value	range
unsigned	$N_{UINT} = b_{N-1}2^{N-1} + b_{N-2}2^{N-2} + \dots + b_1s^1 + b_0s^0$	$0 \leq N_{UINT} \leq 2^{N-1}$
signed	$N_{SINT} = -b_{N-1}2^{N-1} + b_{N-2}2^{N-2} + \dots + b_1s^1 + b_0s^0$	$-2^{N-1} \leq N_{SINT} \leq (2^{N-1} - 1)$








**Figure 2.** *Fixed-point notation.*



all coefficients are read from the .INP-file







## Start-up

Login with your NetId

MATLAB, ModelSim, Xilinx ISE, Synplify\_Pro

After starting MATLAB for the first time

folder 'et4\_054' with all necessary data

file 'ET4054\_selection\_for\_<your NetId>'

(your personal selection for the assignment)

Note that you have to login and start/init  
MATLAB at least once to obtain your  
'personal selection'.

## Start-up (2)

- 1) Desktop PC in lab:
  - After login, press start, select 'matlab et4054'; you will find a icon in your desktop, called Et4054\_selection\_for..... that lists your 'personal assignment'.
- 2) Remote Desktop (commandline):
  - After command prompt type: % et4054\_init, or % et4054\_start