



Structured Electronic Design

Building the nullor: **Biasing**




Today




- Biasing
- Verification (simulation)

“At the end” of small-signal design



Bias quantities are just **parameters**

“At the end” of small-signal design



$$I_c = \dots$$

$$V_c = \dots$$

noise

$$I_c = \dots$$

$$V_c = \dots$$

model simplification

$$I_c = \dots$$

$$V_c = \dots$$

LP-product


$$I_c = \dots$$

$$V_c = \dots$$


clipping

Bias quantities are just **parameters**

The small-signal model




"Inside" de small-signal model




Conclusion

When only DC energy sources exist,
a non-linear element is needed for amplification




Using the non-linear element




$$I_c = I_{cQ} + \left. \frac{dI_c(V_{be})}{dV_{be}} \right|_{V_{be}=V_{beQ}} (V_{be} - V_{beQ}) + \left. \frac{d^2 f(V_{be})}{2dV_{be}^2} \right|_{V_{be}=V_{beQ}} (V_{be} - V_{beQ})^2 + \dots$$


Biassing is translation to the origin



Adding and subtracting offsets



Translation (bias) sources




2 independent sources

2 sources need control

$I_{c,d}$ and $V_{ce,ds}$ independent


Boundary conditions

Output voltage **not** enforced internally.
(Device is a current source)



Following stage acts as short-circuit (usually)
Preceding stage is an open-circuit (usually)


Implementation of the control



The loops need a **loop filter**
but we will deal with that later






The current sensor




Find or create a voltage

Measure the voltage


"Poor mans" current sensor





Special case at input



Special case at output




Floating nodes can be very useful




Current sensitive voltage

"Free" implementation of a **current sensor**


Biassing a single transistor



Biasing a single transistor




Biasing a single transistor




- Conflict:
- High gain gives high bandwidth (undesired for bias signals)
 - Low gain gives much offset

Biasing a single transistor (2)



Add $I_{b,nom}$ to reduce offset at limited loop gain.

Local voltage control loops





There is no current through $V_{control}$

$V_{control}$ does not produce power


$V_{control}$ can be a passive component

Local voltage control loops





Only possible because this bias **source is not delivering power**

Practical examples




D.Crane/01

Biasing a single transistor




Problem: Filter function is lost!

Biasing a single transistor




$$I_b (R_{bias1} + R_{bias2}) = V_{ce} - V_{be}$$

Biasing a single transistor



$$I_b (R_{bias1} + R_{bias2}) = V_{ce} - V_{be}$$


Non-ideal biasing a single transistor



5 non-idealities:


1. R_{bias1} loads input
2. R_{bias2} loads output
3. Collector bias *voltage* depends on I_b
4. $C_{control}$ increases noise contribution of I_b
5. C_{Vce} increases output voltage swing: distortion

C_{Vce} increases output voltage swing: distortion



Biassing components are **inside** the loop


How about this?



1. R_{bias1} loads input
2. R_{bias2} loads output
3. Collector bias *voltage* depends on I_c
4. $C_{control}$ increases noise contribution of I_b
5. C_{Vce} increases output voltage swing: distortion
6. Collector **current depends on I_b and D** (unreliable)




An active implementation




1. R_{bias2} loads output (but it can be large)
2. $C_{control}$ increases noise contribution of I_b
3. C_{Vce} increases output voltage swing: distortion
4. takes a lot of transistors

Biasing a circuit




It works, but

- too many sources
- too many controls





Removing a voltage control loop




Set source V_{be} at **nominal value**

Bias **voltage error** for Q_3 : $\Delta V_{ceQ3} = V_{be} - V_{beQ4}$


Removing voltage controls




Removing current control loops



One overall current control loop



Circuit with 2 loops and 6 errors





Last transistor has no biasing errors

Other transistors have **acceptable** errors



One voltage loop to be implemented

One current loop to be implemented


The local voltage loop



The current sensor






The bias current loop



☺ Practical loop

☹ Voltage and current sources at inconvenient places


Shifting of voltage sources




Preference for **grounded branches**

Grounded sources become **supply voltages**




Shifting voltage sources



Shifting voltage sources




Merging current sources




Create grounded current sources
 1 source \Rightarrow 2 *equal* sources



Merging the current sources



Result





Supply voltage or current minimization



Current minimization


Changing transistor type

Bias sources change sign



Voltage minimization


Low voltage or current designs




Always 4 sources

Power dissipation does not change


Choice between low voltage or low current



Unstable bias loop



Frequency compensation bias loop




"Brute force" : $C_{biasfilter}$ large

"Delicate" : R_{Comp} **phantom zero**




Differential circuits



- (b) Extra options that *can* be used as filter:
- Nodes that carry no signal
 - Sum of node voltages that carries no signal

Differential/Common mode



Still 2 loops and 2 loop filters (1 in f domain, 1 to filter out common mode via adder)

Rely on matching, skip differential loop

Then no filter in frequency domain needed

Result: differential bias error

Summary of bias procedure

Insert bias sources

Reduce number of voltage control loops

Reduce number of current control loops

Shift voltage sources

Merge current sources

Implement current sensors

Try to implement local loops with capacitor


Implement bias filter

Do frequency compensation


The finishing touch



Ideal sources



Practical voltage sources





Battery

Voltage divider


Decoupled voltage divider

Non-linear voltage divider


Power supply rejection




Power supply rejection




Decoupling...



Frequency




Decoupling...




Current source: implementation

Resistor

Transistor




Influence on the circuit



$$I_{out} = \frac{(V_{ref} - V_{circuit})}{R}$$

$$r_{out} = R$$

$$S_{i_n} = \frac{4kT}{R}$$




$$I_{out} = \frac{(V_{ref} - V_{be})}{R}$$

$$r_{out} = \frac{r_o}{D} = \beta_f r_o$$


$$S_{i_n} = \frac{4kT}{R} + 2qI_b$$

Insert impedance only


one by one...




Current source: noise



Influence of R on noise




Extreme: $\lim R \rightarrow \infty$




Extreme: $\lim R \rightarrow 0$

Influence of R on noise





Extreme: $\lim R \rightarrow \infty$



Extreme: $\lim R \rightarrow 0$

Current source: noise



$$S_{i_{out}} = \frac{2qI_c}{\left(1 + \frac{\beta_f R}{r_{\pi}}\right)^2} + \frac{2qI_b}{\left(1 + \frac{r_{\pi}}{\beta_f R}\right)^2} + \frac{4kT(R + r_b)}{\left(R + \frac{r_{\pi}}{\beta_f}\right)^2}$$


Noise resistor = Shot noise

$$\frac{2qI_c}{\left(1 + \frac{\beta_f R}{r_\pi}\right)^2} + \frac{2qI_b}{\left(1 + \frac{r_\pi}{\beta_f R}\right)^2} = \frac{4kTR}{\left(R + \frac{r_\pi}{\beta_f}\right)^2}$$

$$R = 2r_\pi \Rightarrow V_R = I_{out}R \approx 5V$$

$\beta_f = 100$
$\frac{kT}{q} \approx 26\text{mV}$

Simulation



**** TRANSISTOR SQUARED NOISE VOLTAGES (SQ V/HZ)

RB	1.313E-17
RC	1.496E-20
RE	0.000E+00
IBSN	6.280E-15
IC	1.095E-16
IBFN	0.000E+00

TOTAL **6.403E-15**

**** RESISTOR SQUARED NOISE VOLTAGES (SQ V/HZ)

	R_RL	R_RE
TOTAL	4.116E-17	8.040E-15

**** TOTAL OUTPUT NOISE VOLTAGE = **1.448E-14** SQ V/HZ
= 1.204E-07 V/RT HZ

Simulation output

**** TRANSISTOR SQUARED NOISE VOLTAGES (SQ V/HZ)

RB	1.313E-17
RC	1.496E-20
RE	0.000E+00
IBSN	6.280E-15
IC	1.095E-16
IBFN	0.000E+00

(5 kΩ)

TOTAL **6.403E-15**

**** RESISTOR SQUARED NOISE VOLTAGES (SQ V/HZ)

R_RL	R_RE
------	------

TOTAL 4.116E-17 **8.040E-15**

**** TOTAL OUTPUT NOISE VOLTAGE = **1.448E-14** SQ V/HZ
= 1.204E-07 V/RT HZ

**** TRANSISTOR SQUARED NOISE VOLTAGES (SQ V/HZ)

RB	1.754E-12
RC	1.389E-20
RE	0.000E+00
IBSN	2.107E-15
IC	2.310E-12
IBFN	0.000E+00

(0 Ω)

TOTAL **4.066E-12**

**** RESISTOR SQUARED NOISE VOLTAGES (SQ V/HZ)

R_RL


TOTAL 1.183E-16

**** TOTAL OUTPUT NOISE VOLTAGE = **4.066E-12** SQ V/HZ
= 2.017E-06 V/RT HZ


Low power – Low voltage

Injected noise: $2qDI_c = 2qI_b$

Injected noise: $\approx 4qD_I (DI_c) = 4qD_I I_b$




Double noise current




Negligible effect

Current source: power supply rejection




Only HF injection



Wide-band injection

Cascode does **not** reduce the effect



DAS Trader Pro DEMO

File Trade Quotes Admin Setup Tools Window Help

Account	Type	Realized	Unrealized	BP	Init BP	OverNight BF	Tickets	Shares	+LiqShr
TRTEST1	Mar...	0.00	-10.00	47630.00	100000.00	100000.00	1	1000	0

Symb	Account	Shares	Avgcost	Realized	Unrealized	Bid	Ask	Type	Withhold BP
CSCO	TRTEST1	1000	20.87	0	-10	20.86	20.86	Margin	20870

X	Status	Symb	Side	Qty	Open	Price	Route	Type	Time	TIF	Broker	Account
X	Accept	DELL	B									

Simulation tools

Market View

Symb	Chan...	1997.93	1997.93	1997.93	1997.93	1999.21	1999.21	1999.21	1999.21
DJI\$	-27.88								
COMP\$	6.79								
SPX\$	+1.46	1098.97	1098.97	1098.97	0x0	1103.73	1097.53	1100.43	1100.43
CSCO	0.06	20.86	20.86	20.86	6x123	21.3	20.79	20.82	20.8
DELL	0.21	35.47	35.46	35.47	34x12	35.79	35.24	35.29	35.26

DELL 35.46 -- 35.47

Last 35.47 H 35.79 L 35.24 PCL 35.26 Q
Lv1 35.46 35.47 Vol 8,706,677

MMID	BID	SIZE	MMID	ASK	SIZE
CINC	35.460	32	CINC	35.470	7
SIZE	35.460	2	ARCA#	35.470	13
ARCA#	35.460	23	BRUT#	35.470	12
BRUT#	35.460	57	SIZE	35.480	40
FBCO	35.450	6	LEHM	35.480	8
LEHM	35.440	1	RBCM	35.490	1
COWN	35.440	1	AMEX	35.500	15

Accept Buy 1000 DELL 31.5 -SMAT-15:06:24-

1000 P 31.5 TMP ?

LIMIT DAY ANY TRTEST1

SHRT CXL BUY

DELL 35.46 -- 35.47

Price	Shr	Time
35.47	1	15:07:22
35.47	1	15:07:08
35.47	2	15:07:01
35.47	1	15:07:01
35.46	5	15:06:58
35.46	1	15:06:55
35.46	5	15:06:55
35.46	1	15:06:55
35.46	5	15:06:55
35.46	3	15:06:55
35.46	3	15:06:55
35.46	1	15:06:55
35.46	1	15:06:55
35.46	1	15:06:55
35.46	8	15:06:55
35.46	1	15:06:55

News

Symb	Headline
ENSI	*EnergySouth Rep...
GEM.V	*Pele Mountain An...
TSS	*TSYS' Vital Proce...
DMH	*Ducati Motor Annou...
MBRO	*Middleburg Bank T...
MBRO	*Middleburg Financi...
DELL	*Dell Appoints Law...

The major averages took a tick lower in the first part of the past half hour. The Dow is currently sitting near its intraday lows, down modestly on the session. The Nasdaq is modestly higher, holding at the lower bound of its mid-day

Welcome to use DAS Trader DAN Admin 15:10: 5

Simulation


After design 😊

During the design


Simulation result is never a surprise

Nullator and norator

- Voltage amplifier
- E-type nullor implementation is first choice




Simulation result




Nullator and norator

- Voltage amplifier
- G-type nullor implementation




To prevent "single connection" error

Simulation results




Simulation results

G=-100, C1=10n, 20n 100n




Transistor parameters




**** BIPOLAR JUNCTION TRANSISTORS

NAME	Q_Q1
MODEL	Q2N3904
IB	7.39E-06
IC	9.93E-04
VBE	6.65E-01
VBC	-1.00E+00
VCE	1.67E+00
BETADC	1.34E+02
GM	3.78E-02
RPI	4.06E+03
RX	1.00E+01
RO	7.56E+04
CBE	1.79E-11
CBC	2.80E-12
CJS	0.00E+00
BETAAC	1.54E+02
CBX/CBX2	0.00E+00
FT/FT2	2.91E+08

C_{μ}




$\text{IMG}(\text{IC}(\text{Q1})) / (6.28 * \text{Frequency})$




Gummel plot


DC-sweep V2




Ideal transistor




Non-ideal high and low current behavior






Biasing a transistor




Take current values from Gummel plot



NAME	Q_Q1
MODEL	Q2N3904
IB	7.39E-06
IC	9.89E-04
VBE	6.65E-01
VBC	-7.40E-01
VCE	1.41E+00
BETADC	1.34E+02
GM	3.77E-02
RPI	4.07E+03
RX	1.00E+01
RO	7.56E+04
CBE	1.78E-11
CBC	2.94E-12
CJS	0.00E+00
BETAAC	1.53E+02
CBX/CBX2	0.00E+00
FT/FT2	2.89E+08



Noise



**** TRANSISTOR SQUARED NOISE VOLTAGES (SQ V/HZ) Q_Q1

RB	1.360E-17
RC	3.681E-25
RE	0.000E+00
IBSN	7.087E-16
IC	3.975E-17
IBFN	0.000E+00
TOTAL	7.620E-16

**** RESISTOR SQUARED NOISE VOLTAGES (SQ V/HZ)

	R_R1	R_R2	R_Rsim1	R_R11	R_Rs1
TOTAL	1.249E-16	1.101E-15	1.360E-20	1.199E-19	1.360E-15



**** TOTAL OUTPUT NOISE VOLTAGE = 3.348E-15 SQ V/HZ
= 5.787E-08 V/RT HZ

TRANSFER FUNCTION VALUE:

V(\$N_0003)/V_Vs1 = 9.060E+00

EQUIVALENT INPUT NOISE AT V_Vs1 = 6.387E-09 V/RT HZ

Creating noise sources



Linda


The screenshot shows a software interface for circuit simulation. The main window title is "Linda - C:\Documents and Settings\chris\My Documents\SOFTWARE\Linda_50\EXAMPLES\I-V Amplifier.Idi - [Circuit...". The menu bar includes "File", "Edit", "View", "Analysis", "Window", and "Help". The toolbar contains various icons for file operations, simulation, and analysis. The main workspace displays the following text:

```
*I-V Amplifier example from CateShell  
  
Source 8 0 I  
Rsource 8 0 100k  
Csource 8 0 10p  
  
Detect 9 0 V  
Rload 9 0 100k  
Cload 9 0 100p  
  
Rf 8 9 50k  
Cf 8 9 2p  
  
Q1 7 8 11 (gm=3.09m beta=100 cpi=7.74p cmu=3.96p rb=100 ro=625k)  
Q2 10 0 11 (gm=4.56m beta=100 cpi=11.4p cmu=4.00p rb=100 ro=424k)  
Q3 6 5 0 (gm=4.83m beta=537 cpi=2.90p cmu=3.34p rb=500 ro=430k)  
Q4 5 5 0 (gm=4.50m beta=500 cpi=2.70p cmu=6.00p rb=500 ro=430k)  
Q5 0 6 9 (gm=192m beta=109 cpi=479p cmu=2.13p rb=100 ro=11k )  
Q6 5 0 10 (gm=4.52m beta=108 cpi=11.3p cmu=2.21p rb=100 ro=460k)  
Q7 6 0 7 (gm=3.06m beta=100 cpi=7.66p cmu=3.80p rb=100 ro=632k)
```


On the right side, there is a project tree for "Project: I-V Amplifier.Idi". The tree structure is as follows:

- Project: I-V Amplifier.Idi
 - Circuit Editor
 - All Results
 - Pole Zero List
 - Pole Zero Plot
 - Bode Plots
 - Magnitude
 - Phase
 - Group Delay
 - Step Response
 - Pulse Response
 - Root Locus Plot
 - Data Sets
 - Gain
 - Asymptotic Gain
 - Rho
 - Loop Gain


Linda simulation



Linda: root locus



Linda: bode plot (magnitude)



Conclusions

- Idealized circuits can be simulated
 - For verification
 - To find transistor parameters
 - To obtain transistor characteristics
 - To see more complex information (e.g. f -behavior noise)
 - **Never a surprising result**
- Linda
 - To see synthesis parameters (Loopgain, $A_{t\infty}$ etc.)