The example from the book
SYNTHESIS AND OPTIMIZATION OF DIGITAL CIRCUITS Giovanni De Micheli
starting from
FIGURE 9.8 Example of synchronous network.
using the Scheduling Toolbox: retime_minCycles
to obtain
FIGURE 9.10 Retimed network.

The original file 'DeMicheli_Fig98.cir':

iocDef = 'iokk';
va = ka * ia;
$\mathrm{vb}=\mathrm{kb}$ * ib ;
vc = kc * ic;
vd $=$ kd * id;
ve = vc + vd;
$v f=v b+v e ;$
$\mathrm{vg}=\mathrm{va}+\mathrm{vf}$;
oa = va;
ib = Toa;
$\mathrm{ob}=\mathrm{vb}$;
ic = Tob;
$\mathrm{oc}=\mathrm{vc}$;
id = Toc;
$\mathrm{og}=\mathrm{vg}$;
ia = Tog;
oh = ia; $\quad$ not needed, has been removed

De Micheli (Example 9.3.8):
"The topological critical path is ( $v_{d}, v_{e}, v_{f}, v_{g}, v$
), whose delay is 24 units."

Note: $\quad V_{h}=0$ and has been removed

```
>> retime_minCycles('DeMicheli_Fig98.cir',3,7);
Originally, the longest path needs 24 states
```

```
Retiming possible to decrease longest path to 21 state(s)
Actions needed:
    Change 1T delay from vb to vc into a straight connection.
    Change connection from vc to ve into a 1T delay.
    Change connection from vd to ve into a 1T delay.
Created file 'DeMicheli_Fig98_21cyc.cir' for this retimed circuit ...
```



The topological critical path becomes $\left(V_{e}, V_{f}, V_{g}\right)$, with a delay of 21 units $\ldots$

Retiming possible to decrease longest path to 17 state(s)
Actions needed:
Change 1 T delay from vb to vc into a straight connection. Change connection from ve to vf into a 1 T delay.

Created file 'DeMicheli_Fig98_17cyc.cir' for this retimed circuit ...


The topological critical path becomes ( $v_{b}, v_{f}, v_{g}$ ), with a delay of 17 units ...

Retiming possible to decrease longest path to 14 state(s)
Actions needed:
Change 1 T delay from va to vb into a straight connection.
Change connection from vb to vf into a 1 T delay.
Change connection from ve to vf into a 1 T delay.
Created file 'DeMicheli_Fig98_14cyc.cir' for this retimed circuit ...


The topological critical path becomes ( $v_{f}, v_{g}$ ), with a delay of 14 units $\ldots$

```
Retiming possible to decrease longest path to 13 state(s)
Actions needed:
    Change 1T delay from vg to va into a straight connection.
    Change 1T delay from vb to vc into a straight connection.
    Change connection from ve to vf into a 1T delay.
    Change connection from va to vg into a 1T delay.
    Change connection from vf to vg into a 1T delay.
Created file 'DeMicheli_Fig98_13cyc.cir' for this retimed circuit ...
```



De Micheli (Example 9.3.8):
"The topological critical path is $\left(V_{b}, V_{c}, V_{e}\right)$, whose delay is 13 units."

Decreasing longest path to 12 cycles is not feasible ... >>

So, the final retimed .cir-file becomes 'DeMicheli_Fig98_13cyc.cir':

```
% ... changed by retime_minClkPer.m on 11-Dec-2006 16:18:20
% ... 13 cycles only if delayMUL = 3, delayALU = 7 ...
iocDef = 'iokk';
va = ka * vg;
vb = kb * ib;
vc = kc * vb;
vd = kd * id;
ve = vc + vd;
vf = vb + i_xx1;
vg = ib + i_xx2;
oa = va;
ib = Toa;
oc = vc;
id = Toc;
% ADDITIONAL DELAY(S) FOR RETIMING:
o_xx1 = ve;
i_xx1 = To_xx1;
o_xx2 = vf;
i_xx2 = To_xx2;
% (c) HJLA, 2006
% [EOF]
```



