High Level Synthesis

- Data Flow Graphs \bullet
- FSM with Data Path
- Allocation
- Scheduling \bullet
- Implementation
- **Directions in Architectural Synthesis** \bullet

Delft University of Technology

1

High Level Synthesis (HLS)

- Convert a high-level description of a design to a RTL netlist
- Input:
- High-level languages (e.g., C)
- Behavioral hardware description languages (e.g., VHDL)
- State diagrams / logic networks
- Tools:
- Parser
- Library of modules
- Constraints:
- Area constraints (e.g., # modules of a certain type)
- Delay constraints (e.g., set of operations should finish in X clock cycles)
- Output:
- Operation scheduling (time) and binding (resource)
- Control generation and detailed interconnections



2





High Level Synthesis





4





5





6

Essential Issues

- Behavioral Specification Languages
- Target Architectures
- Intermediate Representation
- Operation Scheduling
- Allocation/Binding
- Control Generation



7

Behavioral Specification Languages

- Add hardware-specific constructs to existing languages
 - SystemC
 - Popular HDL
 - Verilog, VHDL
 - High level programming languages
 - C, Java, Python



8

Target Architectures

- Bus-based
- Multiplexer-based
- Register file
- Pipelined
- RISC, VLIW
- Interface Protocol



9

Design Space Exploration













12

Quality Measures for High-Level Synthesis

- Performance
- Area Cost
- Power Consumption
- Testability
- Reusability



13

Hardware Variations

- Functional Units
 - Pipelined, Multi-Cycle, Chained, Multi-Function
- Storage
 - Register, RF, Multi-Ported, RAM, ROM, FIFO, Distributed
- Interconnect
 - Bus, Segmented Bus, Mux, Protocol-Based



14

Data flow graph

- Data flow graph (DFG) models data dependencies
- Does not require that operations be performed in a particular order
- Models operations in a basic block of a functional model—no conditionals
- Requires single-assignment form







Goals of scheduling and allocation

- Preserve behavior—at end of execution, should have received all outputs, be in proper state (ignoring exact times of events)
- Utilize hardware efficiently
- Obtain acceptable performance



17

Data flow to data path-controller







18

Binding values to registers







Choosing function units



muxes allow function units to be shared for several operations

20



Building the sequencer



Sequencer requires three states, even with no conditionals



21

Behavioral Optimization

- Techniques used in software compilation
 - Expression tree height reduction
 - Constant and variable propagation
 - Common sub-expression elimination
 - Dead-code elimination
 - Operator strength reduction
- Typical Hardware transformations
 - Conditional expansion
 - If (c) then x=A else x=B c
 - compute A and B in parallel, x=(C)?A:BA.
 - Loop expansion B .
 - Instead of three iterations of a loop, replicate the loop body three times





Delft University of Technology

22

Things to remember

- Design costs (hardware & software) dominate
- Within these costs verification and validation costs dominate
- IP reuse is essential to prevent design-team sizes from exploding

design cost = number of engineers x time to design



23

New mind set:

Design affects everything!

- A good design methodology
 - Can keep up with changing specs
 - Permits architectural exploration
 - Facilitates verification and debugging
 - Eases changes for timing closure
 - Eases changes for physical design
 - Promotes reuse

^ It is essential to



Source: Arvind, MIT



24